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本文实现的数据包发生系统是基于 NetFPGA 平台实现的。FPGA 技术的应用
使得平台既具有硬件的高速处理性能，又具备像软件一样可编程、重复使用的灵
活性，并且可通过上位机的应用软件实现对数据处理的控制，以满足不同的测试
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In recent years, with the massive popularity of the various information devices, 
network data showing a spurt of development, network security is more and more 
people pay attention to, also put forward higher requirements for the performance of 
the network products. The packet generator functions as a network system 
completeness and correctness verification has become an increasingly important part 
of people competing research focus, some traditional packet tools (such as libpcap), 
however, been unable to meet the current network applications in the high-bandwidth 
requirements. Routers, firewalls, IDS and other systems in order to provide a reliable 
packet event of a system, then study the high-traffic packet technology is extremely 
urgent and needs. 
At present, most of the data packet generator libpcap-based software, the Linux 
kernel and related network equipment technology, packet transmission process in the 
entire operating system bottlenecks, and through a series of measures to addressthese 
bottlenecks, making the network packet transmission performance has been improved 
to some extent. This method is demanding the performance of the operating system, 
and still can not achieve the requirements of line-rate contract. 
The packet event of a system implemented in this article is based on NetFPGA 
platform. FPGA technology makes the hardware platform has both high-speed 
processing performance, have like software programmable, re-use flexibility, and 
control of data processing by the host computer application software to meet different 
testing needs. The system most amount: Based on the hardware portion of the board 
and the host computer software portion of NetFPGA. 
The hardware part of the implementation is the difficulty of the system, first of 
all from the SRAM read data to be transmitted packets, and add it to the data path 













基于 NetFPGA 的数据包发生器的研究 
 IV
bucketnetwork traffic rate-limiting method, the transmission speed of each port to be 
limiting. 
The software part of the main complete the configuration, configure each port to 
be sent PCAP file, the transmission speed, the number of iterations, by reading the 
PCAP packet and downloaded to the specified address SRAM, according to the set 
speed, the use of tokenthe bucket algorithm calculated for each time interval to the 
token and the token number. Data path control is achieved by the read register. 
The design of the final test results show that the system to be completed by the 
four network port wire-speed gigabit-level contract, depending on the application 
software configurable port transmission speed, the number of iterations to meet 
different testing needs. 
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1.2  国内外研究现状 
对于数据包发生系统很多从事网络研究或者网络管理人员并不陌生，如我们
大家所熟知的网络分析软件 sniffer pro，功能就非常的强大，它是基于 winpcap
编写的便携式网管和应用故障诊断分析软件，也有很多网络研究人员自己编写的











































FPGA 的高性能网络研究迎来了新的热潮，目前全球已有 170 余所高校加入到
NetFPGA 的研究中，所涉及的项目很多，如：路由器、四口网卡、交换机、防火






NetFPGA 板卡通过 PCI 接口进行信息通信。 
以 PCI 接口为分界线，在上层主机运行 centos 5.5 操作系统，通过用户
软件配置各端口要发送的数据包 PCAP 文件，发送速度，迭代次数等，并以写寄








第二章 NetFPGA 平台介绍 
本章首先从软、硬件的角度介绍了 NetFPGA 平台的组成部分，然后介绍了整
个开发平台的构建，包括搭建 NetFPGA 开发环境所需要的各种软件及硬件配置。 
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